

MCIMX6UL-CORE

Schematics CoreBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX

Revision History


Rev. Code	Date	Description
V1.0	2018-02-28	Revision 1.0 release
V1.1	2018-04-14	1.Delete R405,R709,R731. 2.Delete power VLDO_3V3,NVCC_SD. 3.Add NANDFLASH.

i.MX6UL EVK Block Diagram


Bloc Diagram Rev 1.0

MPN: MCIMX6UL-BB Agile No: 28616
MPN: MCIMX6UL-CM Agile No: 28617

MCIMX6UL-BB



MCIMX6UL-CM




北京瑞为电子有限公司 www.ropeetboard.com		
Title BLOCK DIAGRAM		
Size C	Document Number <Doc>	Rev 1.1
Date: Friday, October 18, 2018	Sheet 2	of 13

i.MX6UL PWR TREE

WALL Adapter: 5V/3A → **OVP** → **VSYS 5V/3A**


MCIMX6UL-BB



MCIMX6UL-CM




北京瑞为电子有限公司 www.rwopenboard.com			
Title	PWR TREE		
Size	Document Number	Rev	
C	<Doc>	1.1	
Date:	Friday, October 18, 2018	Sheet	3 of 13

i.MX6UL PWR




Confirm the coin cell discharge curr >40uA if used



DDR3/LvDDR3











eMMC Storage <4.51>




NAND FLASH




MX6UL PERI



北京瑞为电子有限公司 www.ropeetboard.com		
CPU PER11		
Size	Document Number	Rev
C	<Doc>	1.1
Date:	Friday, October 19, 2018	Sheet 7 of 13



i.MX6UL RESET:在底板上实现复位电路



FUSE MAP

<Default: OSPI BOOT>

0/1 0/1 0/1 1 0 0 0 0

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved	Reserved	Reserved	Reserved
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - QSPI/NAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/eSD Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDHHC_RST pad (USDHHC3 & 4 only)	SD Loopback Clock Source 0 - For SDR50 and SDR104 only 1 - through SD pad	Reserved
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable 0 - No power cycle 1 - Enabled via USDHHC_RST pad (USDHHC3 & 4 only)	SD Loopback Clock Source 0 - For SDR50 and SDR104 only 1 - through SD pad
NAND	1	BT_TOGGLEMODE	Pages @ Block: 00 - 128 01 - 64 10 - 32 11 - 16	Block Number @ Block: 00 - 1 01 - 2 10 - 4 11 - Reserved	Normal_Boot_Address_Bytes: 00 - 1 01 - 2 10 - 4 11 - 8	Reserved	Reserved	Reserved

0 0 0 0 1 0 0 0

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	HSPIFS: Full Speed Phase Selection 0 - normal sampling at reserved clock 1 - reserved clock delay	HSPIFS: Full Speed Phase Selection 0 - normal sampling at reserved clock 1 - reserved clock delay	HSPIFS: Full Speed Phase Selection 0 - normal sampling at reserved clock 1 - reserved clock delay	HSPIFS: Full Speed Phase Selection 0 - normal sampling at reserved clock 1 - reserved clock delay	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Mating Scheme: 00 - A-D16 01 - A-DH 10 - A-DL 11 - Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	SD Calibration Step '00' - 1 TBD	Bus Width 0 - 1-bit 1 - 4-bit	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	BT_CFG10[0] BT_CFG11[0] BT_CFG12[0] BT_CFG13[0] BT_CFG14[0] BT_CFG15[0] BT_CFG16[0] BT_CFG17[0]	Reserved
MMC/eMMC	Bus Widths: 000 - 1-bit 001 - 4-bit 010 - 8-bit 011 - 16-bit 100 - 32-bit 101 - 64-bit 110 - 128-bit 111 - Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	BT_CFG18[0] BT_CFG19[0] BT_CFG20[0] BT_CFG21[0] BT_CFG22[0] BT_CFG23[0] BT_CFG24[0] BT_CFG25[0] BT_CFG26[0] BT_CFG27[0]	Reserved
NAND	Pages/Block/Block Number/Block Delay (ns): 000 - 16 GPMR2K cycles 001 - 16 GPMR2K cycles 010 - 16 GPMR2K cycles 011 - 16 GPMR2K cycles 100 - 16 GPMR2K cycles 101 - 16 GPMR2K cycles 110 - 16 GPMR2K cycles 111 - 16 GPMR2K cycles	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	BT_CFG28[0] BT_CFG29[0] BT_CFG30[0] BT_CFG31[0] BT_CFG32[0] BT_CFG33[0] BT_CFG34[0] BT_CFG35[0] BT_CFG36[0] BT_CFG37[0]	Reserved


0 0 0 0 0 0 0 0

TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - CS0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)	Reserved	Reserved	Reserved	Reserved
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SSMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V	Reserved	Disable SDMMC Manufacture mode 0 - Enable	L1I-Cache DISABLE	BT_MMU_DISABLE	Override: Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC A4 RESET TO PRE-IDLE STATE	1 - 1.8V Override:HS bit for SD/MMC pads	USDHHC_PAD_PULL_DOWN 0 - No action 1 - pull down	1 - DISABLE OVERRIDE:SDMMC_PULLUP 0 - 47k pullup 1 - 22k pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHHC_IOMUX_SION_BIT_ENVALE 0 - Disable 1 - Enable	LEIUSDHHC_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USDHHC_CMD_OC_PRE_EN (SD/MMC debug)	PRE_BOOT (on 7-D0K bit) 00 - LPB Disable 01 - 1 GPIO (def freq) 10 - Div by 2 11 - Div by 4	Reserved	BT_LPB_POLARITY (GPIO polarity)	Reserved	POWER_MNG_CFG (DD's CDC's) (Reserved - NOT USED)	Reserved	Reserved
0x470	Override: NAND Pad Settings (only PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL. It is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

NAND MT29F32G08CBACA Boot Configuration

1 page = (4K + 224 bytes)
1 block = (4K + 224) bytes x 256 pages
= (1024K + 564K) bytes
1 plane = (1024K + 564K) bytes x 2048 blocks
= 17.280MB
1 LUN = 17.280MB x 2 planes
= 34.560MB

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




北京瑞为电子有限公司 www.roseboard.com


BOOT CFG		
File	Document Number	Rev
	<Doc>	1.1
Date:	Friday, October 19, 2018	Sheet 9 of 13

i.MX6UL PWR


VDD_SNVS_IN	2.4	3	3.6	276mA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	450mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
NVCC_XXX	1.14	1.2	1.3	
VDDA_ADC_3P3	1.65	1.8/2.5/3.3	3.6	
USB_OTG1_VBUS	3	3.3	3.6	
USB_OTG2_VBUS	4.4	5	5.25	50mA




SNVS




ARM/SOC




VDDHIGH / NVCC_XXX




LvDDR3



TP for SODIMM MFG



SODIMM 146



Maxim DCDC_3V3 supply current for Base Board: 1.2A

北京瑞为电子有限公司 www.conceptboard.com		
Title SODIMM		
Size C	Document Number <Doc>	Rev 1.1
Date: Friday, October 19, 2018	Sheet 11	of 13

NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

i.MX6UL IOMUX

NAME	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	PAD DFU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE									100K_PD
POR_B	src.POR_B	src.POR_B									100K_PU
ONOFF	src.RESET_B	src.RESET_B									100K_PU
SNVS_PMC_ON_REQ	snvs_ip_wrapper.SNVS_WAKEUP_ALARM	snvs_ip_wrapper.SNVS_WAKEUP_ALARM									100K_PU
CCM_PMC_VSTBY_REQ	ccm.PMC_VSTBY_REQ	ccm.PMC_VSTBY_REQ									100K_PD
BOOT_MODE0	src.BOOT_MODE[0]	src.BOOT_MODE[0]									100K_PD
SNVS_TAMPER0	snvs_ip_wrapper.SNVS_T0	snvs_ip_wrapper.SNVS_T0									100K_PD
SNVS_TAMPER1	snvs_ip_wrapper.SNVS_T1	snvs_ip_wrapper.SNVS_T1									100K_PD
SNVS_TAMPER2	snvs_ip_wrapper.SNVS_T2	snvs_ip_wrapper.SNVS_T2									100K_PD
SNVS_TAMPER3	snvs_ip_wrapper.SNVS_T3	snvs_ip_wrapper.SNVS_T3									100K_PD
SNVS_TAMPER4	snvs_ip_wrapper.SNVS_T4	snvs_ip_wrapper.SNVS_T4									100K_PD
SNVS_TAMPER5	snvs_ip_wrapper.SNVS_T5	snvs_ip_wrapper.SNVS_T5									100K_PD
SNVS_TAMPER6	snvs_ip_wrapper.SNVS_T6	snvs_ip_wrapper.SNVS_T6									100K_PD
SNVS_TAMPER7	snvs_ip_wrapper.SNVS_T7	snvs_ip_wrapper.SNVS_T7									100K_PD
SNVS_TAMPER8	snvs_ip_wrapper.SNVS_T8	snvs_ip_wrapper.SNVS_T8									100K_PD
SNVS_TAMPER9	snvs_ip_wrapper.SNVS_T9	snvs_ip_wrapper.SNVS_T9									100K_PD
ITAG_MOD	src.MOD	src.MOD									100K_PU
JTAG_TMS	src.TMS	src.TMS									47K_PU
JTAG_TDO	src.TDO	src.TDO									100K_PU
JTAG_TDI	src.TDI	src.TDI									47K_PU
JTAG_TCK	src.TCK	src.TCK									47K_PU
JTAG_TRST_B	src.TRSB	src.TRSB									47K_PU
GPIO_I000	gpio1.I0[0]	gpio1.I0[0]									100K_PD
GPIO_I001	gpio1.I0[1]	gpio1.I0[1]									100K_PD
GPIO_I002	gpio1.I0[2]	gpio1.I0[2]									100K_PD
GPIO_I003	gpio1.I0[3]	gpio1.I0[3]									100K_PD
GPIO_I004	gpio1.I0[4]	gpio1.I0[4]									100K_PD
GPIO_I005	gpio1.I0[5]	gpio1.I0[5]									100K_PD
GPIO_I006	gpio1.I0[6]	gpio1.I0[6]									100K_PD
GPIO_I007	gpio1.I0[7]	gpio1.I0[7]									100K_PD
GPIO_I008	gpio1.I0[8]	gpio1.I0[8]									100K_PD
GPIO_I009	gpio1.I0[9]	gpio1.I0[9]									100K_PD
UART1_RXD	uart1.RX	uart1.RX									100K_PD
UART1_RXD2	uart1.RXD2	uart1.RXD2									100K_PD
UART1_CTS	uart1.CTS	uart1.CTS									100K_PD
UART1_RTS_B	uart1.RTS_B	uart1.RTS_B									100K_PD
UART2_TXD	uart2.TX	uart2.TX									100K_PD
UART2_RXD	uart2.RX	uart2.RX									100K_PD
UART2_CTS	uart2.CTS	uart2.CTS									100K_PD
UART2_RTS_B	uart2.RTS_B	uart2.RTS_B									100K_PD
UART3_TXD	uart3.TX	uart3.TX									100K_PD
UART3_RXD	uart3.RX	uart3.RX									100K_PD
UART3_CTS	uart3.CTS	uart3.CTS									100K_PD
UART3_RTS_B	uart3.RTS_B	uart3.RTS_B									100K_PD
UART4_RXD	uart4.RX	uart4.RX									100K_PD
UART4_CTS	uart4.CTS	uart4.CTS									100K_PD
ENET1_RXD	enet1.RX	enet1.RX									100K_PD
ENET1_RXD2	enet1.RXD2	enet1.RXD2									100K_PD
ENET1_CRS_DV	enet1.CRS_DV	enet1.CRS_DV									100K_PD
ENET1_TXD	enet1.TX	enet1.TX									100K_PD
ENET1_TXD2	enet1.TXD2	enet1.TXD2									100K_PD
ENET1_TXEN	enet1.TX_EN	enet1.TX_EN									100K_PD
ENET1_TXCLK	enet1.TX_CLK	enet1.TX_CLK									100K_PD
ENET1_RX_ER	enet1.RX_ER	enet1.RX_ER									100K_PD
ENET2_RXD	enet2.RX	enet2.RX									100K_PD
ENET2_RXD2	enet2.RXD2	enet2.RXD2									100K_PD
ENET2_CRS_DV	enet2.CRS_DV	enet2.CRS_DV									100K_PD
ENET2_TXD	enet2.TX	enet2.TX									100K_PD
ENET2_TXD2	enet2.TXD2	enet2.TXD2									100K_PD
ENET2_TXEN	enet2.TX_EN	enet2.TX_EN									100K_PD
ENET2_TXCLK	enet2.TX_CLK	enet2.TX_CLK									100K_PD
ENET2_RX_ER	enet2.RX_ER	enet2.RX_ER									100K_PD
LCD_ENABLE	lcdif.ENABLE	lcdif.ENABLE									100K_PD
LCD_HS_VSYNC	lcdif.HSVNC	lcdif.HSVNC									100K_PD
LCD_VSYNC	lcdif.VSYNC	lcdif.VSYNC									100K_PD
LCD_RESET	lcdif.RESET	lcdif.RESET									100K_PD
LCD_DATA[0]	lcdif.DATA[0]	lcdif.DATA[0]									100K_PD
LCD_DATA[1]	lcdif.DATA[1]	lcdif.DATA[1]									100K_PD
LCD_DATA[2]	lcdif.DATA[2]	lcdif.DATA[2]									100K_PD
LCD_DATA[3]	lcdif.DATA[3]	lcdif.DATA[3]									100K_PD
LCD_DATA[4]	lcdif.DATA[4]	lcdif.DATA[4]									100K_PD
LCD_DATA[5]	lcdif.DATA[5]	lcdif.DATA[5]									100K_PD
LCD_DATA[6]	lcdif.DATA[6]	lcdif.DATA[6]									100K_PD
LCD_DATA[7]	lcdif.DATA[7]	lcdif.DATA[7]									100K_PD
LCD_DATA[8]	lcdif.DATA[8]	lcdif.DATA[8]									100K_PD
LCD_DATA[9]	lcdif.DATA[9]	lcdif.DATA[9]									100K_PD
LCD_DATA[10]	lcdif.DATA[10]	lcdif.DATA[10]									100K_PD
LCD_DATA[11]	lcdif.DATA[11]	lcdif.DATA[11]									100K_PD
LCD_DATA[12]	lcdif.DATA[12]	lcdif.DATA[12]									100K_PD
LCD_DATA[13]	lcdif.DATA[13]	lcdif.DATA[13]									100K_PD
LCD_DATA[14]	lcdif.DATA[14]	lcdif.DATA[14]									100K_PD
LCD_DATA[15]	lcdif.DATA[15]	lcdif.DATA[15]									100K_PD
LCD_DATA[16]	lcdif.DATA[16]	lcdif.DATA[16]									100K_PD
LCD_DATA[17]	lcdif.DATA[17]	lcdif.DATA[17]									100K_PD
LCD_DATA[18]	lcdif.DATA[18]	lcdif.DATA[18]									100K_PD
LCD_DATA[19]	lcdif.DATA[19]	lcdif.DATA[19]									100K_PD
LCD_DATA[20]	lcdif.DATA[20]	lcdif.DATA[20]									100K_PD
LCD_DATA[21]	lcdif.DATA[21]	lcdif.DATA[21]									100K_PD
LCD_DATA[22]	lcdif.DATA[22]	lcdif.DATA[22]									100K_PD
LCD_DATA[23]	lcdif.DATA[23]	lcdif.DATA[23]									100K_PD
NAND_RE_B	ramwand.RE_B	ramwand.RE_B									100K_PD
NAND_CS0	ramwand.CS0	ramwand.CS0									100K_PD
NAND_DATA00	ramwand.DATA00	ramwand.DATA00									100K_PD
NAND_DATA01	ramwand.DATA01	ramwand.DATA01									100K_PD
NAND_DATA02	ramwand.DATA02	ramwand.DATA02									100K_PD
NAND_DATA03	ramwand.DATA03	ramwand.DATA03									100K_PD
NAND_DATA04	ramwand.DATA04	ramwand.DATA04									100K_PD
NAND_DATA05	ramwand.DATA05	ramwand.DATA05									100K_PD
NAND_DATA06	ramwand.DATA06	ramwand.DATA06									100K_PD
NAND_DATA07	ramwand.DATA07	ramwand.DATA07									100K_PD
NAND_ALE	ramwand.ALE	ramwand.ALE									100K_PD
NAND_WP_B	ramwand.WP_B	ramwand.WP_B									100K_PD
NAND_READY_B	ramwand.READY_B	ramwand.READY_B									100K_PD
NAND_CEO_B	ramwand.CEO_B	ramwand.CEO_B									100K_PD
NAND_CE1_B	ramwand.CE1_B	ramwand.CE1_B									100K_PD
NAND_CE2_B	ramwand.CE2_B	ramwand.CE2_B									100K_PD
NAND_DCS	ramwand.DCS	ramwand.DCS									100K_PD
SDI_CMD	sdhci.CMD	sdhci.CMD									100K_PD
SDI_CLK	sdhci.CLK	sdhci.CLK									100K_PD
SDI_DATA0	sdhci.DATA0	sdhci.DATA0									100K_PD
SDI_DATA1	sdhci.DATA1	sdhci.DATA1									100K_PD
SDI_DATA2	sdhci.DATA2	sdhci.DATA2									100K_PD
SDI_DATA3	sdhci.DATA3	sdhci.DATA3									100K_PD
CSI_MCLK	csi.MCLK	csi.MCLK									100K_PD
CSI_PIXCLK	csi.PIXCLK	csi.PIXCLK									100K_PD
CSI_VSYNC	csi.VSYNC	csi.VSYNC									100K_PD
CSI_HSVNC	csi.HSVNC	csi.HSVNC									100K_PD
CSI_DATA[0]	csi.DATA[0]	csi.DATA[0]									100K_PD
CSI_DATA[1]	csi.DATA[1]	csi.DATA[1]									100K_PD
CSI_DATA[2]	csi.DATA[2]	csi.DATA[2]									100K_PD
CSI_DATA[3]	csi.DATA[3]	csi.DATA[3]									100K_PD
CSI_DATA[4]	csi.DATA[4]	csi.DATA[4]									100K_PD
CSI_DATA[5]	csi.DATA[5]	csi.DATA[5]									100K_PD
CSI_DATA[6]	csi.DATA[6]	csi.DATA[6]									100K_PD
CSI_DATA[7]	csi.DATA[7]	csi.DATA[7]									100K_PD
CSI_DATA[8]	csi.DATA[8]	csi.DATA[8]									100K_PD
CSI_DATA[9]	csi.DATA[9]	csi.DATA[9]									100K_PD
CSI_DATA[10]	csi.DATA[10]	csi.DATA[10]									100K_PD
CSI_DATA[11]	csi.DATA[11]	csi.DATA[11]									100K_PD
CSI_DATA[12]	csi.DATA[12]	csi.DATA[12]									100K_PD
CSI_DATA[13]	csi.DATA[13]	csi.DATA[13]									100K_PD
CSI_DATA[14]	csi.DATA[14]	csi.DATA[14]									100K_PD
CSI_DATA[15]	csi.DATA[15]	csi.DATA[15]									100K_PD
CSI_DATA[16]	csi.DATA[16]	csi.DATA[16]									100K_PD
CSI_DATA[17]	csi.DATA[17]	csi.DATA[17]									